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In this paper a study of various short channel effects (SCE’s) of double gate n-FinFET structure as a 
function of scaling parameters for Si, GaAs, GaSb and GaN channel materials has been evaluated and pre-
sented. The simulation results presented are based on the self consistent solution of Poisson and drift-
diffusion equations. In the model the carrier velocity is assumed to be saturated in the channel for all the 
materials. Gate length (Lg) and channel width (Wch) dependence of the various short channel effects viz., 
Drain Induced Barrier Lowering (DIBL), Subthreshold Slope (SS) and threshold voltage roll-off of these 
devices using the said materials have been studied and presented. 
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1. INTRODUCTION 
 
The intensive downscaling of CMOS has been major 
driving force behind the aggressive increase in transis-
tor density and performance, leading to more chip func-
tionality at higher speeds. As the device dimensions are 
scaled towards the nanometre regime, conventional 
single gate MOSFETs experience various short channel 
effects (SCE’s) that deteriorate the drive current and 
lead to off-state leakages. To address such scaling down 
issues, alternate multiple gate device structures and 
materials have been explored and are under continuous 
study. Multiple-gate Field Effect Transistors 
(MuGFETS) have been reported [1] to show excellent 
short channel effect performance to replace their con-
ventional single gate planar device structures. FinFET, 
[2, 3] a viable implementation of multiple gate 
MOSFET structure has been reported as the most 
promising candidate to eliminate such short channel 
effects while maintaining the downscaling of CMOS to 
follow the projections of ITRS roadmap [4]. FinFET 
technology is very attractive that suffices device de-
signers to aggressively look for their efficient structural 
and process variations, leading to a high end research 
in such nano-dimensional device structures. A self-
aligned double gate (SOI) structure scalable to 20 nm 
gate length has been experimentally demonstrated [5]. 
It has been observed that such a device structure can 
effectively suppress SCE’s even with 17-nm gate 
length. A double-gate FinFET with gate length down to 
10 nm has been fabricated and experimentally demon-
strated for scalability and potential performance bene-
fits [6]. During the experiment, the FinFETs have been 
fabricated on bonded SOI wafers with a modified pla-
nar CMOS process. Keeping in consideration the scal-
ing limits and the associated SCE’s of FinFETs, it 
seems that further scaling down FinFET device struc-
ture will be much more difficult because of various 
practical limitations, such as gate leakage through hot 
carrier tunnelling, parasitic resistance and capacitance, 
DIBL, SS, and threshold voltage roll-off. All these fac-
tors put a limit on scaling of the FinFET structures.  
As expected, further improvements in transistor 
speed and performance while reducing the device di-
mensions will be possible by using new channel mate-
rials in order to comply with the Moore’s law and the 
ITRS road map. Both industry and academia have been 
investigating alternative device architectures and ma-
terials, among which III-V compound semiconductor 
based transistors stand out as promising candidates for 
future logic applications because their higher electron 
mobility and device on-currents can translate into high 
device performance at low supply voltage [7, 8]. 
 
2. NEED AND SCOPE OF PRESENT STUDY 
 
Practical III-V metal-oxide-semiconductor field ef-
fect transistors (MOSFETs) remained a dream for more 
than four decades [7], mainly due to lack of oxide 
providing thermodynamically stable interface with low 
density of bandgap states. Fermi level pinning at the 
interface is a major problem in III-V based MOSFETs 
calling for development of technologies for surface pas-
sivation. After over 30 years of development of pas-
sivation technologies, a significant progress has been 
achieved, and recently MOSFETs with reasonable per-
formance characteristics have been reported [9]. With 
the recent progress in the field of surface cleaning com-
bined with atomic layer deposition (ALD), it has been 
possible to deposit high-quality dielectrics on III-V sem-
iconductors. Ali et al. reported on the use of plasma-
enhanced ALD to unpin the GaSb/dielectric interface 
[10]. Merckling et al. explored use of in situ deposition 
of Al2O3 on GaSb grown on InP using molecular beam 
epitaxy and reported density of interface states, Dit 
values in the low 1012/cm2eV range near the valence 
band [11]. As an attempt to overcome the challenges in 
fabricating GaSb-MOSFET, A. Nainani et al. recently 
fabricated and studied GaSb-p MOSFET with an atom-
ic layer deposition of Al2O3 gate dielectric and a self 
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aligned source / drain formed by ion implantation [12]. 
The earliest attempt to fabricate MOSFETs on GaSb 
dates back to 1977, when the MISFET principle was 
demonstrated in to a new material, GaSb using low 
temperature pyrolytic-silicon-dioxide as the gate insu-
lator [13]. GaAs exhibits many superior electrical prop-
erties compared to silicon, including high electron mo-
bility [8], a large energy band gap, and easy access to a 
hetero-structure in microelectronic devices. Selective 
liquid phase chemical-enhanced oxidation (SLPCEO) 
process by using metal as the mask (M-SLPCEO) to 
fabricate n-channel depletion-mode GaAs-n MOSFET 
has been proposed and demonstrated experimentally in 
[14], due to its superiority over conventional fabrication 
process and better device performance. Authors in [15] 
have demonstrated Liquid-phase deposition of SiO2 
(LPD-SiO2) for the deposition of silicon dioxide (~ 40 Å) 
on GaAs substrate during GaAs metal-oxid-
semiconductor field effect transistors (MOSFET) fabri-
cation with an 8 m gate length and 40 m channel 
width at a lower process temperature (below 60 C). 
Due to their wide band-gap GaN and AlGaN are al-
ready established materials for light emitting diodes 
and lasers [16, 17]. GaN based MOS transistor can ele-
vate the adverse affects of DIBL and band to band tun-
nelling (BTBT) due to its wider band-gap. Gallium Ni-
tride (GaN) is used as a channel material for GaN-
HEMT devices due to the fact that: (1) the concentra-
tion of the two dimensional electron gas (2DEG), which 
is formed between the AlGaN and GaN heterostructure 
interfaces, is about ten times as large as that of Si (in-
creasing the amount of drain current). (2) The electron 
saturation velocity of GaN material is about twice as 
fast as that of Si (high frequency). (3) The breakdown of 
the electric field is about ten times larger than that of 
Si (high breakdown voltage). Furthermore GaN-HEMT 
device has been devolped with a source field plate 
(SFP) structure that may be used as a high output 
power amplifier for next-generation base station appli-
cations [18]. 
A systematic study on use of various III-V semicon-
ductors as channel material in FinFET device technol-
ogy remains yet to be done. In this paper a comparative 
study of SCE performance of FinFET by undertaking 
four different channel materials which consist of Si and 
three III-V compound semiconductor materials: GaAs, 
GaSb and GaN to act as channel for a double gate n-
channel FinFET. Various properties of these channel 
materials that we have utilized in our simulation setup 
are listed in Table 1. The main aim of this study has 
been to carry out the systematic study of the SCE’s in 
n-channel FinFETs using the above mentioned materi-
als in order to exploit devices to its best applications. 
The present work could also help the designers in de-
ciding about the material to be used for fabrication of 
such devices for a particular application with efficient 
performance. 
The rest of the paper has been organized as follows: 
Section-3 gives a description of the device structure of 
FinFET under study and a brief introduction about the 
simulation tool undertaken for the study. In section-4 
we present various simulation results based on the 
study carried out. Analysis of various SCE’s with re-
spect to device scaling parameters: gate length and 
channel width by undertaking individually different 
semiconductor channel materials is presented and 
plausible explanation of the effects observed is given.  
Finally in section-5 a conclusion based on the analysis 
of different simulation results has been presented and 
discussed. 
 
3. DEVICE STRUCTURE AND SIMULATION 
METHODOLOGY 
 
The device structure of double gate n-channel Fin-
FET structure has been illustrated in Fig. 1, which 
consists of channel length Lg (also called gate length), 
channel width Wch, which is also referred to as fin width 
or fin thickness, Tfin in case of triple gate FinFET where-
in top gate is made active by making the top oxide layer 
very thin. Further, the oxide is placed on either sides of 
 
Table 1 – List of various properties of Si, GaAs, GaSb and GaN channel materials at 300 K undertaken for simulation study [19-21] 
 
S. No. Properties Si GaAs GaSb GaN 
1 Energy band-gap (eV) 1.12 1.424 0.726 3.2 
2 Dielectric constant 11.7 12.9 15.7 8.9 
3 Electron affinity (V) 4.05 4.07 4.06 4.1 
4 Electron effective mass 0.2m0 0.041m0 0.063m0 0.20m0 
5 
Density of states 
effective mass 
Electrons 1.18m0 0.57m0 0.6m0 0.57m0 
6 Holes 0.81m0 0.8m0 1.5m0 0.8m0 
7 Light-hole effective mass 0.16m0 0.076m0 0.05m0 0.3m0 
8 Heavy-hole effective mass 0.49m0 0.050m0 0.4m0 1.4m0 
9 Electron mobility (cm2/V-s) 1450 8500 3000 1000 
10 Hole mobility (cm2/V-s) 500 400 1000 200 
11 
Saturation Velocity 
(cm/s) 
Electrons 1.0  107 0.72  107 1.34  107 0.9  107 
12 Holes 0.704  107 0.9  107 1.1  107 1.0  107 
Note: m0  0.91093897  10 – 30 kg (rest mass of electron) 
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the side walls of fin and at the top surface of the fin 
before the gate contact is made. The thickness of the 
side wall oxide is specified by tox1 and tox2. For the de-
vice structure undertaken during the present simula-
tion study, the gate length has been varied in the range 
of 40 nm to 55 nm, channel width from 15 nm to 
40 nm. The oxide thickness has been taken 2 nm and 
kept constant throughout the simulation studies. The 
drain / source doping has been kept fixed at 
1  1020 cm – 3 and channel doping 5  1016 cm – 3. The 
drain bias has been taken 0.05 V and 1 V, gate bias 
varied from 0 V to 1 V. 
 
 
a 
 
 
b 
 
Fig. 1 – Two Dimensional Double-Gate structure of a FinFET 
device (a), Quasi-planar three dimensional structure of Fin-
FET on SOI (b) 
 
The results presented are based on drift-diffusion 
model. The model has been used in the present calcula-
tions because of the fact that subthreshold characteris-
tics of these devices are diffusion dominated and re-
flects device characteristics in the subthreshold region 
well in consistence with the experimentally observed 
results [22, 23]. It has been reported that quantum 
mechanical effects become negligible while simulating 
the transistor structures with lateral dimensions 
greater than 10 nm. In the present study, device simu-
lations have been performed using online PADRE si-
mulator from MuGFET tool, developed at Purdue Uni-
versity and is available at nanoHUB [23]. 
 
4. SIMULATION RESULTS 
 
4.1 DIBL versus Gate Length and Channel Width 
 
In order to study the DIBL characteristics with re-
spect to gate length, Lg, the n-FinFET structure has 
been simulated with various gate lengths (Lg) ranging 
from 40 nm to 55 nm for a fixed channel width of 
30 nm and oxide thickness of 2 nm. The different 
channel materials used are Si, GaAs, GaSb and GaN 
with the material properties as given in Table 1. DIBL 
is a measure of how significantly the potential barrier 
in the channel, and hence the conduction path between 
source and drain is controlled by drain bias rather than 
what should be controlled by gate bias. Generally, 
DIBL increases sharply with the decrease in gate 
length of FinFET while as it decreases with the de-
crease in channel width. It is because the drain influ-
ence upon the channel potential increases while de-
creasing the gate length or increasing the channel 
width. The DIBL versus gate length is plotted in Fig. 2 
for the four different materials. From the simulation 
study carried out in this work, it has been observed 
that GaAs and GaN-channel FinFET structures offer 
better DIBL characteristics in comparison with other 
materials, however for gate lengths less than about 
46nm, GaN offers better characteristics of DIBL com-
pared with GaAs.  
 
 
 
Fig. 2 – DIBL vs Gate Length (Lg) for Si, GaAs, GaSb, GaN 
channel FinFETs for Wch  30 nm and tox1  tox2  2 nm 
 
In Fig. 3 simulation results of DIBL variation with 
channel width, Wch of FinFET has been presented, 
wherein the gate length and oxide thickness has been 
kept constant at 45 nm and 2 nm respectively. For this 
study, the channel width has been varied over 20 to 
35 nm and the devices were again simulated individu-
ally for different channel materials (Si, GaAs, GaSb 
and GaN).  
 
 
 
Fig. 3 – DIBL vs Channel width (Wch) for Si, GaAs, GaSb and 
GaN channel FinFETs for Lg  45 nm and tox1  tox2  2 nm 
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From the characteristics obtained, it has been ob-
served that GaN channel-FinFET offers better DIBL 
characteristics compared with Si, GaSb and GaAs 
based FinFETs, however, for channel width less than 
about 25 nm, the DIBL characteristics are almost same 
for Si, GaAs and GaN-channel FinFETs. Furthermore 
GaSb-channel FinFET offers worst DIBL characteris-
tics in both DIBL versus channel length variation and 
DIBL versus channel width variation. 
 
4.2 Subthreshold Slope (SS) versus Gate Length 
and Channel Width 
 
The study of Subthreshold characteristics becomes 
much more important parameter while decreasing the 
device dimensions much below in the nanometre re-
gime of operation. It gives insight of the leakage cur-
rents associated with the device characteristics. As 
expected in general, for every different device structure 
studied, the subthreshold slope increases with the de-
crease in channel length, however it improves with the 
decrease in channel width. The variation of subthresh-
old slope (SS) with gate length, Lg in case of the  
n-FinFET for different channel materials has been 
plotted in Fig. 4 while that with respect to channel 
width, Wch is plotted in Fig. 5. For SS study, Lg has 
been varied from 40 to 55 nm while as Wch has been 
varied from 15 to 35 nm. It is clear from the results 
shown in Fig. 4 that Si and GaAs-channel FinFET 
show almost identical SS characteristics, while as the 
GaN-channel device offers the better SS characteristics 
compared with other three materials. The worst SS 
characteristics are obtained for GaSb channel material 
structures. 
 
 
 
Fig. 4 – Subthreshold Slope (SS) vs Gate Length (Lg) for Si, 
GaAs, GaSb and GaN channel FinFETs for Wch  30 nm and 
tox1  tox2  2 nm 
 
From the results shown in Fig. 5, it is clear that for 
a channel width of about 18 nm the three materials (Si, 
GaAs and GaSb) exhibit same value of the subthresh-
old slope. For channel width greater than about 18 nm, 
SS behaviour for Si and GaAs- channel FinFET is  
almost same throughout the range of simulation study. 
GaN-channel FinFET has shown much better SS char-
acteristics compared with other three channel materi-
als. Furthermore, it may be pointed out that GASb 
channel FinFET once again shows the worst SS char-
acteristics compared with other three materials; how-
ever for channel width below 18 nm, GaSb has good SS 
characteristics. 
 
 
 
Fig. 5 – Subthreshold Slope (SS) vs Channel width (Wch) for 
Si, GaAs, GaSb and GaN channel FinFETs for Lg  45 nm and 
tox1  tox2  2 nm 
 
4.3 Threshold Voltage versus Gate Length (Lg) 
and Chnnel Width (Wch) 
 
Maintaining a proper threshold voltage for a par-
ticular device is an important technological parameter, 
and is adjusted through gate work-function engineer-
ing in case of ultrathin devices like FinFET. Further 
the off-state leakage current of a device is associated 
with the proper adjustment of its threshold voltage, 
which needs to be higher for lower off-state leakages. 
In order to study the variation of threshold voltage, Vt 
with respect to Lg and Wch, gate length is varied in the 
range of 40 to 55 nm while as the channel width is var-
ied in the range of 20 to 35 nm. 
As the case should be, in general, it is clear that for 
a given channel material, the threshold voltage rolls off 
with the reduction in the gate length of the device 
structure. It is because when the distance between the 
drain and source is reduced with the reduction in gate 
length, channel potential becomes more pronounced to 
drain electric field encroachment, leading to an earlier 
threshold point of gate bias. Similarly for smaller 
channel width devices the two side gates (for the case 
of a Double Gate FinFET) constitute a strong coupling 
effect upon the channel region and as such maintains 
the threshold voltage at a higher value.  
Fig. 6 illustrates threshold voltage versus gate 
length variation for Si, GaAs and GaSb-channel Fin-
FETs. For the study carried out in Fig. 6, the channel 
width, Wch is kept constant at 30 nm, while as the ox-
ide thickness is kept fixed at 2 nm. From the character-
istics it is clear that Si, GaAs, GaN-channel FinFET 
show almost identical threshold voltage roll-off charac-
teristics, however GaSb- channel show worst case of 
characteristics compared with the other three materi-
als studied. Fig. 7 shows threshold voltage roll-off 
characteristics studied with respect to fin width or 
channel width (Wch) for Si, GaAs and GaSb-channel 
FinFETs. Under the study carried out in Fig. 7, the 
gate length, Lg is kept constant at 45 nm, while as the 
oxide thickness is kept fixed at 2 nm. From these char-
acteristics it is clear that the threshold voltage roll-off 
behaviour of GaN-channel FinFET is much better in 
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comparison with the other three materials studied. 
Further it should be clear from the Fig. 6 and 7, that 
the GaSb channel structure once again shows a worst 
case of threshold voltage roll-off for both Lg and Wch 
variations. 
 
 
 
Fig. 6 – Threshold voltage vs Gate Length (Lg) for Si, GaAs, 
GaSb and GaN channel FinFETs for Wch  30 nm and 
tox1  tox2  2 nm 
 
 
 
Fig. 7 – Threshold voltage vs Channel width (Wch) for Si, 
GaAs, GaSb and GaN channel FinFETs for Lg  45 nm and 
tox1  tox2  2 nm 
5. CONCLUSION 
 
A comparative study based on short channel ef-
fects viz., DIBL, SS and Threshold voltage roll-off 
characteristics has been carried out in this paper for a 
FinFET structure utilising different channel materi-
als at every time. For every different channel materi-
al, the SCE’s variation with respect to scaling param-
eters viz., gate length, Lg and channel width, Wch has 
been studied. The results generated show that both 
GaAs and GaN show better DIBL characteristics with 
respect to Lg, however for Lg  46 nm GaN offers bet-
ter DIBL characteristics. The DIBL characteristics 
with respect to Wch show that GaN is better choice, 
however for Wch  25 nm, the DIBL characteristics are 
almost same for Si, GaAs and GaN. Study of SS char-
acteristics with respect to Lg and Wch has shown that 
Si and GaAs FinFET has almost identical SS charac-
teristics with respect to Lg while as GaN device offers 
better SS characteristics compared with other three 
channel materials. At a channel width of 18 nm, Fin-
FET devices based on Si, GaAs and GaSb exhibit 
same value of SS, however, for Lg  18 nm, SS behav-
iour Si and GaAs FinFET is almost same throughout 
the range of simulation study. Furthermore  GaN has 
shown better SS characteristics with respect to Wch. 
Study of threshold voltage roll-off characteristics has 
shown that Si, GaAs and GaN-channel structures 
offer almost identical Vt characteristics with respect to 
both Lg, while as GaN has been shown to offer much 
better Vt characteristics with respect to Wch. It is 
worth noting that GaSb has shown the worst case for 
all Short Channel Effect (SCE) characteristics, how-
ever for Wch  18 nm, GaSb has shown good SS char-
acteristics. Based on this simulation study it may be 
concluded that there is a wide range of research that 
needs to undergo for efficiently selecting a channel 
material in order to meet the specific requirements of 
device design for a particular technology node. 
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